8(Ati,omap3-beagleti,omap3 +7TI OMAP3 BeagleBoardchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/connector0 |/connector1cpus+cpu@0arm,cortex-a8cpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+$B_defaultmwpinmux_hsusb2_pins0      wpinmux_uart3_pinsnApwpinmux_tfp410_pinsw pinmux_dss_dpi_pinswpinmux_twl4030_pinsAwscm_conf@270sysconsimple-busp0+ p0wpbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-wclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhw mcbsp5_fckti,composite-clock wmcbsp1_mux_fck@4ti,composite-mux-clockw mcbsp1_fckti,composite-clock wmcbsp2_mux_fck@4ti,composite-mux-clock wmcbsp2_fckti,composite-clock wmcbsp3_mux_fck@68ti,composite-mux-clock hwmcbsp3_fckti,composite-clockwmcbsp4_mux_fck@68ti,composite-mux-clock hwmcbsp4_fckti,composite-clockwclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+$Bpinmux_gpio1_pinsAwpinmux_twl4030_vpins waes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYwosc_sys_ck@d40 ti,mux-clock @wsys_ck@1270ti,divider-clockpwsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock4?dpll3_m2x2_ckfixed-factor-clock4?wdpll4_x2_ckfixed-factor-clock4?corex2_fckfixed-factor-clock4?w wkup_l4_ickfixed-factor-clock4?wOcorex2_d3_fckfixed-factor-clock 4?wcorex2_d5_fckfixed-factor-clock 4?wclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockwAvirt_12m_ck fixed-clockwvirt_13m_ck fixed-clock]@wvirt_19200000_ck fixed-clock$wvirt_26000000_ck fixed-clockwvirt_38_4m_ck fixed-clockIwdpll4_ck@d00ti,omap3-dpll-per-clock D 0wdpll4_m2_ck@d48ti,divider-clock? Hw!dpll4_m2x2_mul_ckfixed-factor-clock!4?w"dpll4_m2x2_ck@d00ti,gate-clock" Iw#omap_96m_alwon_fckfixed-factor-clock#4?w*dpll3_ck@d00ti,omap3-dpll-core-clock @ 0wdpll3_m3_ck@1140ti,divider-clock@w$dpll3_m3x2_mul_ckfixed-factor-clock$4?w%dpll3_m3x2_ck@d00ti,gate-clock%  Iw&emu_core_alwon_ckfixed-factor-clock&4?wcsys_altclk fixed-clockw/mcbsp_clks fixed-clockwdpll3_m2_ck@d40ti,divider-clock @wcore_ckfixed-factor-clock4?w'dpll1_fck@940ti,divider-clock' @w(dpll1_ck@904ti,omap3-dpll-clock(  $ @ 4wdpll1_x2_ckfixed-factor-clock4?w)dpll1_x2m2_ck@944ti,divider-clock) Dw=cm_96m_fckfixed-factor-clock*4?w+omap_96m_fck@d40 ti,mux-clock+ @wFdpll4_m3_ck@e40ti,divider-clock @w,dpll4_m3x2_mul_ckfixed-factor-clock,4?w-dpll4_m3x2_ck@d00ti,gate-clock- Iw.omap_54m_fck@d40 ti,mux-clock./ @w9cm_96m_d2_fckfixed-factor-clock+4?w0omap_48m_fck@d40 ti,mux-clock0/ @w1omap_12m_fckfixed-factor-clock14?wHdpll4_m4_ck@e40ti,divider-clock @w2dpll4_m4x2_mul_ckti,fixed-factor-clock2_mzw3dpll4_m4x2_ck@d00ti,gate-clock3 Izwdpll4_m5_ck@f40ti,divider-clock?@w4dpll4_m5x2_mul_ckti,fixed-factor-clock4_mzw5dpll4_m5x2_ck@d00ti,gate-clock5 Izwkdpll4_m6_ck@1140ti,divider-clock?@w6dpll4_m6x2_mul_ckfixed-factor-clock64?w7dpll4_m6x2_ck@d00ti,gate-clock7 Iw8emu_per_alwon_ckfixed-factor-clock84?wdclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock' pw:clkout2_src_mux_ck@d70ti,composite-mux-clock'+9 pw;clkout2_src_ckti,composite-clock:;w<sys_clkout2@d70ti,divider-clock<@ pmpu_ckfixed-factor-clock=4?w>arm_fck@924ti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>4?wel3_ick@a40ti,divider-clock' @w?l4_ick@a40ti,divider-clock? @w@rm_ick@c40ti,divider-clock@ @gpt10_gate_fck@a00ti,composite-gate-clock  wBgpt10_mux_fck@a40ti,composite-mux-clockA @wCgpt10_fckti,composite-clockBCgpt11_gate_fck@a00ti,composite-gate-clock  wDgpt11_mux_fck@a40ti,composite-mux-clockA @wEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF4?wmmchs2_fck@a00ti,wait-gate-clock wmmchs1_fck@a00ti,wait-gate-clock wi2c3_fck@a00ti,wait-gate-clock wi2c2_fck@a00ti,wait-gate-clock wi2c1_fck@a00ti,wait-gate-clock wmcbsp5_gate_fck@a00ti,composite-gate-clock  wmcbsp1_gate_fck@a00ti,composite-gate-clock  w core_48m_fckfixed-factor-clock14?wGmcspi4_fck@a00ti,wait-gate-clockG wmcspi3_fck@a00ti,wait-gate-clockG wmcspi2_fck@a00ti,wait-gate-clockG wmcspi1_fck@a00ti,wait-gate-clockG wuart2_fck@a00ti,wait-gate-clockG wuart1_fck@a00ti,wait-gate-clockG  wcore_12m_fckfixed-factor-clockH4?wIhdq_fck@a00ti,wait-gate-clockI wcore_l3_ickfixed-factor-clock?4?wJsdrc_ick@a10ti,wait-gate-clockJ wgpmc_fckfixed-factor-clockJ4?core_l4_ickfixed-factor-clock@4?wKmmchs2_ick@a10ti,omap3-interface-clockK wmmchs1_ick@a10ti,omap3-interface-clockK whdq_ick@a10ti,omap3-interface-clockK wmcspi4_ick@a10ti,omap3-interface-clockK wmcspi3_ick@a10ti,omap3-interface-clockK wmcspi2_ick@a10ti,omap3-interface-clockK wmcspi1_ick@a10ti,omap3-interface-clockK wi2c3_ick@a10ti,omap3-interface-clockK wi2c2_ick@a10ti,omap3-interface-clockK wi2c1_ick@a10ti,omap3-interface-clockK wuart2_ick@a10ti,omap3-interface-clockK wuart1_ick@a10ti,omap3-interface-clockK  wgpt11_ick@a10ti,omap3-interface-clockK  wgpt10_ick@a10ti,omap3-interface-clockK  wmcbsp5_ick@a10ti,omap3-interface-clockK  wmcbsp1_ick@a10ti,omap3-interface-clockK  womapctrl_ick@a10ti,omap3-interface-clockK wdss_tv_fck@e00ti,gate-clock9wdss_96m_fck@e00ti,gate-clockFwdss2_alwon_fck@e00ti,gate-clockwdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock wLgpt1_mux_fck@c40ti,composite-mux-clockA @wMgpt1_fckti,composite-clockLMaes2_ick@a10ti,omap3-interface-clockK wwkup_32k_fckfixed-factor-clockA4?wNgpio1_dbck@c00ti,gate-clockN wsha12_ick@a10ti,omap3-interface-clockK wwdt2_fck@c00ti,wait-gate-clockN wwdt2_ick@c10ti,omap3-interface-clockO wwdt1_ick@c10ti,omap3-interface-clockO wgpio1_ick@c10ti,omap3-interface-clockO womap_32ksync_ick@c10ti,omap3-interface-clockO wgpt12_ick@c10ti,omap3-interface-clockO wgpt1_ick@c10ti,omap3-interface-clockO wper_96m_fckfixed-factor-clock*4?w per_48m_fckfixed-factor-clock14?wPuart3_fck@1000ti,wait-gate-clockP wgpt2_gate_fck@1000ti,composite-gate-clockwQgpt2_mux_fck@1040ti,composite-mux-clockA@wRgpt2_fckti,composite-clockQRgpt3_gate_fck@1000ti,composite-gate-clockwSgpt3_mux_fck@1040ti,composite-mux-clockA@wTgpt3_fckti,composite-clockSTgpt4_gate_fck@1000ti,composite-gate-clockwUgpt4_mux_fck@1040ti,composite-mux-clockA@wVgpt4_fckti,composite-clockUVgpt5_gate_fck@1000ti,composite-gate-clockwWgpt5_mux_fck@1040ti,composite-mux-clockA@wXgpt5_fckti,composite-clockWXgpt6_gate_fck@1000ti,composite-gate-clockwYgpt6_mux_fck@1040ti,composite-mux-clockA@wZgpt6_fckti,composite-clockYZgpt7_gate_fck@1000ti,composite-gate-clockw[gpt7_mux_fck@1040ti,composite-mux-clockA@w\gpt7_fckti,composite-clock[\gpt8_gate_fck@1000ti,composite-gate-clock w]gpt8_mux_fck@1040ti,composite-mux-clockA@w^gpt8_fckti,composite-clock]^gpt9_gate_fck@1000ti,composite-gate-clock w_gpt9_mux_fck@1040ti,composite-mux-clockA@w`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA4?wagpio6_dbck@1000ti,gate-clockawgpio5_dbck@1000ti,gate-clockawgpio4_dbck@1000ti,gate-clockawgpio3_dbck@1000ti,gate-clockawgpio2_dbck@1000ti,gate-clocka wwdt3_fck@1000ti,wait-gate-clocka wper_l4_ickfixed-factor-clock@4?wbgpio6_ick@1010ti,omap3-interface-clockbwgpio5_ick@1010ti,omap3-interface-clockbwgpio4_ick@1010ti,omap3-interface-clockbwgpio3_ick@1010ti,omap3-interface-clockbwgpio2_ick@1010ti,omap3-interface-clockb wwdt3_ick@1010ti,omap3-interface-clockb wuart3_ick@1010ti,omap3-interface-clockb wuart4_ick@1010ti,omap3-interface-clockbwgpt9_ick@1010ti,omap3-interface-clockb wgpt8_ick@1010ti,omap3-interface-clockb wgpt7_ick@1010ti,omap3-interface-clockbwgpt6_ick@1010ti,omap3-interface-clockbwgpt5_ick@1010ti,omap3-interface-clockbwgpt4_ick@1010ti,omap3-interface-clockbwgpt3_ick@1010ti,omap3-interface-clockbwgpt2_ick@1010ti,omap3-interface-clockbwmcbsp2_ick@1010ti,omap3-interface-clockbwmcbsp3_ick@1010ti,omap3-interface-clockbwmcbsp4_ick@1010ti,omap3-interface-clockbwmcbsp2_gate_fck@1000ti,composite-gate-clockw mcbsp3_gate_fck@1000ti,composite-gate-clockwmcbsp4_gate_fck@1000ti,composite-gate-clockwemu_src_mux_ck@1140 ti,mux-clockcde@wfemu_src_ckti,clkdm-gate-clockfwgpclk_fck@1140ti,divider-clockg@pclkx2_fck@1140ti,divider-clockg@atclk_fck@1140ti,divider-clockg@traceclk_src_fck@1140 ti,mux-clockcde@whtraceclk_fck@1140ti,divider-clockh @secure_32k_fck fixed-clockwigpt12_fckfixed-factor-clocki4?wdt1_fckfixed-factor-clocki4?security_l4_ick2fixed-factor-clock@4?wjaes1_ick@a14ti,omap3-interface-clockj rng_ick@a14ti,omap3-interface-clockj sha11_ick@a14ti,omap3-interface-clockj des1_ick@a14ti,omap3-interface-clockj cam_mclk@f00ti,gate-clockkzcam_ick@f10!ti,omap3-no-wait-interface-clock@wcsi2_96m_fck@f00ti,gate-clockwsecurity_l3_ickfixed-factor-clock?4?wlpka_ick@a14ti,omap3-interface-clockl icr_ick@a10ti,omap3-interface-clockK des2_ick@a10ti,omap3-interface-clockK mspro_ick@a10ti,omap3-interface-clockK mailboxes_ick@a10ti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@4?wssr1_fck@c00ti,wait-gate-clock wsr2_fck@c00ti,wait-gate-clock wsr_l4_ickfixed-factor-clock@4?dpll2_fck@40ti,divider-clock'@wmdpll2_ck@4ti,omap3-dpll-clockm$@4wndpll2_m2_ck@44ti,divider-clocknDwoiva2_ck@0ti,wait-gate-clockowmodem_fck@a00ti,omap3-interface-clock wsad2d_ick@a10ti,omap3-interface-clock? wmad2d_ick@a18ti,omap3-interface-clock? wmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock  wpssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock  @$wqssi_ssr_fck_3430es2ti,composite-clockpqwrssi_sst_fck_3430es2fixed-factor-clockr4?whsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockJ wssi_ick_3430es2@a10ti,omap3-ssi-interface-clocks wusim_gate_fck@c00ti,composite-gate-clockF  w~sys_d2_ckfixed-factor-clock4?wuomap_96m_d2_fckfixed-factor-clockF4?wvomap_96m_d4_fckfixed-factor-clockF4?wwomap_96m_d8_fckfixed-factor-clockF4?wxomap_96m_d10_fckfixed-factor-clockF4? wydpll5_m2_d4_ckfixed-factor-clockt4?wzdpll5_m2_d8_ckfixed-factor-clockt4?w{dpll5_m2_d16_ckfixed-factor-clockt4?w|dpll5_m2_d20_ckfixed-factor-clockt4?w}usim_mux_fck@c40ti,composite-mux-clock(uvwxyz{|} @wusim_fckti,composite-clock~usim_ick@c10ti,omap3-interface-clockO  wdpll5_ck@d04ti,omap3-dpll-clock  $ L 4wdpll5_m2_ck@d50ti,divider-clock Pwtsgx_gate_fck@b00ti,composite-gate-clock' wcore_d3_ckfixed-factor-clock'4?wcore_d4_ckfixed-factor-clock'4?wcore_d6_ckfixed-factor-clock'4?womap_192m_alwon_fckfixed-factor-clock#4?wcore_d2_ckfixed-factor-clock'4?wsgx_mux_fck@b40ti,composite-mux-clock + @wsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock? wcpefuse_fck@a08ti,gate-clock wts_fck@a08ti,gate-clockA wusbtll_fck@a08ti,wait-gate-clockt wusbtll_ick@a18ti,omap3-interface-clockK wmmchs3_ick@a10ti,omap3-interface-clockK wmmchs3_fck@a00ti,wait-gate-clock wdss1_alwon_fck_3430es2@e00ti,dss-gate-clockzwdss_ick_3430es2@e10ti,omap3-dss-interface-clock@wusbhost_120m_fck@1400ti,gate-clocktwusbhost_48m_fck@1400ti,dss-gate-clock1wusbhost_ick@1410ti,omap3-dss-interface-clock@wclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH wdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmawgpio@48310000ti,omap3-gpioH1gpio1$_defaultmwgpio@49050000ti,omap3-gpioIgpio2$gpio@49052000ti,omap3-gpioI gpio3$gpio@49054000ti,omap3-gpioI@ gpio4$gpio@49056000ti,omap3-gpioI`!gpio5$wgpio@49058000ti,omap3-gpioI"gpio6$wserial@4806a000ti,omap3-uartH 0H12txrxuart1lserial@4806c000ti,omap3-uartH0I34txrxuart2lserial@49020000ti,omap3-uartI0Jn56txrxuart3l_defaultmi2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030_defaultmaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci DR ^vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@oregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' wregulator-vdacti,twl4030-vdacw@w@wregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0wregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5wregulator-vusb1v8ti,twl4030-vusb1v8wregulator-vusb3v1ti,twl4030-vusb3v1wregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@oregulator-vsimti,twl4030-vsimw@-wgpioti,twl4030-gpio$wtwl4030-usbti,twl4030-usb wpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcwi2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3w mailbox@48094000ti,omap3-mailboxmailboxH @%1Cdsp U `spi@48098000ti,omap2-mcspiH A+mcspi1k@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2k +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3k tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4kFGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1y=>txrxmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispwmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokaywmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5#timer@4903a000ti,omap3430-timerI*timer6#timer@4903c000ti,omap3430-timerI+timer7#timer@4903e000ti,omap3430-timerI,timer80#timer@49040000ti,omap3430-timerI-timer90timer@48086000ti,omap3430-timerH`.timer100timer@48088000ti,omap3430-timerH/timer110timer@48304000ti,omap3430-timerH0@_timer12=usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ Mehci-phyohci@48064400ti,ohci-omap3HDLXehci@48064800 ti,ehci-omapHHMpgpmc@6e000000ti,omap3430-gpmcgpmcnrxtxu+$ok0wnand@0,0ti,omap2-nand  ham1 +$$!$4B0Q_nHH6partition@0 X-Loaderpartition@80000U-Bootpartition@1c0000 U-Boot Env&partition@280000Kernel(@partition@780000 Filesystemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs p usb2-phy2dss@48050000 ti,omap3-dssHok dss_corefck+_defaultmdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH ok dss_vencfckportendpointwportendpoint"w ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+$B_defaultmpinmux_hsusb2_2_pins0   " wisp@480bc000 ti,omap3-ispH H |-l4ports+bandgap@48002524H%$ti,omap34xx-bandgap@wtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $syscVfck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $syscVfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermalcyN memory@80000000memoryleds gpio-ledspmu_statbeagleboard::pmu_stat heartbeatbeagleboard::usr0  heartbeatmmcbeagleboard::usr1 mmc0hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z pwhsusb2_phyusb-nop-xceiv wsoundti,omap-twl4030 omap3beaglegpio_keys gpio-keysuseruser encoder0 ti,tfp410  _defaultm ports+port@0endpoint wport@1endpoint w connector0dvi-connectordvi"* portendpoint w connector1svideo-connectortvportendpointwetb@540000000"arm,coresight-etb10arm,primecellTg apb_pclkportendpoint6wetm@54010000"arm,coresight-etm3xarm,primecellTg apb_pclkportendpointw compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-busslave-mode