i8(( A"ti,omap3-evmti,omap3430ti,omap3 +7TI OMAP35XX EVM (TMDSEVM3530)chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+9Vdefaultdnpinmux_twl4030_pinsvAnpinmux_dss_dpi_pins2vnpinmux_mmc1_pinsPv "$&npinmux_mmc2_pins0v(*,.02npinmux_uart3_pinsvnApnpinmux_ehci_port_select_pinsvnpinmux_hsusb2_pins0v      npinmux_wl12xx_gpiovPNnpinmux_smsc911x_pinsvnscm_conf@270sysconsimple-busp0+ p0npbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-nclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhn mcbsp5_fckti,composite-clock nmcbsp1_mux_fck@4ti,composite-mux-clockn mcbsp1_fckti,composite-clock nmcbsp2_mux_fck@4ti,composite-mux-clock nmcbsp2_fckti,composite-clocknmcbsp3_mux_fck@68ti,composite-mux-clock hnmcbsp3_fckti,composite-clocknmcbsp4_mux_fck@68ti,composite-mux-clock hnmcbsp4_fckti,composite-clocknclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+9pinmux_twl4030_vpins vnpinmux_dss_dpi_pins10v  naes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYnosc_sys_ck@d40 ti,mux-clock @nsys_ck@1270ti,divider-clock pn sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock+6dpll3_m2x2_ckfixed-factor-clock+6ndpll4_x2_ckfixed-factor-clock+6corex2_fckfixed-factor-clock+6n!wkup_l4_ickfixed-factor-clock +6nPcorex2_d3_fckfixed-factor-clock!+6ncorex2_d5_fckfixed-factor-clock!+6nclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clocknBvirt_12m_ck fixed-clocknvirt_13m_ck fixed-clock]@nvirt_19200000_ck fixed-clock$nvirt_26000000_ck fixed-clocknvirt_38_4m_ck fixed-clockIndpll4_ck@d00ti,omap3-dpll-per-clock  D 0ndpll4_m2_ck@d48ti,divider-clock ? Hn"dpll4_m2x2_mul_ckfixed-factor-clock"+6n#dpll4_m2x2_ck@d00ti,gate-clock# @n$omap_96m_alwon_fckfixed-factor-clock$+6n+dpll3_ck@d00ti,omap3-dpll-core-clock  @ 0ndpll3_m3_ck@1140ti,divider-clock @n%dpll3_m3x2_mul_ckfixed-factor-clock%+6n&dpll3_m3x2_ck@d00ti,gate-clock&  @n'emu_core_alwon_ckfixed-factor-clock'+6ndsys_altclk fixed-clockn0mcbsp_clks fixed-clockndpll3_m2_ck@d40ti,divider-clock  @ncore_ckfixed-factor-clock+6n(dpll1_fck@940ti,divider-clock(  @n)dpll1_ck@904ti,omap3-dpll-clock )  $ @ 4ndpll1_x2_ckfixed-factor-clock+6n*dpll1_x2m2_ck@944ti,divider-clock*  Dn>cm_96m_fckfixed-factor-clock++6n,omap_96m_fck@d40 ti,mux-clock,  @nGdpll4_m3_ck@e40ti,divider-clock @n-dpll4_m3x2_mul_ckfixed-factor-clock-+6n.dpll4_m3x2_ck@d00ti,gate-clock. @n/omap_54m_fck@d40 ti,mux-clock/0 @n:cm_96m_d2_fckfixed-factor-clock,+6n1omap_48m_fck@d40 ti,mux-clock10 @n2omap_12m_fckfixed-factor-clock2+6nIdpll4_m4_ck@e40ti,divider-clock @n3dpll4_m4x2_mul_ckti,fixed-factor-clock3Vdqn4dpll4_m4x2_ck@d00ti,gate-clock4 @qndpll4_m5_ck@f40ti,divider-clock ?@n5dpll4_m5x2_mul_ckti,fixed-factor-clock5Vdqn6dpll4_m5x2_ck@d00ti,gate-clock6 @qnldpll4_m6_ck@1140ti,divider-clock ?@n7dpll4_m6x2_mul_ckfixed-factor-clock7+6n8dpll4_m6x2_ck@d00ti,gate-clock8 @n9emu_per_alwon_ckfixed-factor-clock9+6neclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock( pn;clkout2_src_mux_ck@d70ti,composite-mux-clock( ,: pn<clkout2_src_ckti,composite-clock;<n=sys_clkout2@d70ti,divider-clock= @ pmpu_ckfixed-factor-clock>+6n?arm_fck@924ti,divider-clock? $ emu_mpu_alwon_ckfixed-factor-clock?+6nfl3_ick@a40ti,divider-clock(  @n@l4_ick@a40ti,divider-clock@  @nArm_ick@c40ti,divider-clockA  @gpt10_gate_fck@a00ti,composite-gate-clock   nCgpt10_mux_fck@a40ti,composite-mux-clockB  @nDgpt10_fckti,composite-clockCDgpt11_gate_fck@a00ti,composite-gate-clock   nEgpt11_mux_fck@a40ti,composite-mux-clockB  @nFgpt11_fckti,composite-clockEFcore_96m_fckfixed-factor-clockG+6nmmchs2_fck@a00ti,wait-gate-clock nmmchs1_fck@a00ti,wait-gate-clock ni2c3_fck@a00ti,wait-gate-clock ni2c2_fck@a00ti,wait-gate-clock ni2c1_fck@a00ti,wait-gate-clock nmcbsp5_gate_fck@a00ti,composite-gate-clock  n mcbsp1_gate_fck@a00ti,composite-gate-clock  n core_48m_fckfixed-factor-clock2+6nHmcspi4_fck@a00ti,wait-gate-clockH nmcspi3_fck@a00ti,wait-gate-clockH nmcspi2_fck@a00ti,wait-gate-clockH nmcspi1_fck@a00ti,wait-gate-clockH nuart2_fck@a00ti,wait-gate-clockH nuart1_fck@a00ti,wait-gate-clockH  ncore_12m_fckfixed-factor-clockI+6nJhdq_fck@a00ti,wait-gate-clockJ ncore_l3_ickfixed-factor-clock@+6nKsdrc_ick@a10ti,wait-gate-clockK ngpmc_fckfixed-factor-clockK+6core_l4_ickfixed-factor-clockA+6nLmmchs2_ick@a10ti,omap3-interface-clockL nmmchs1_ick@a10ti,omap3-interface-clockL nhdq_ick@a10ti,omap3-interface-clockL nmcspi4_ick@a10ti,omap3-interface-clockL nmcspi3_ick@a10ti,omap3-interface-clockL nmcspi2_ick@a10ti,omap3-interface-clockL nmcspi1_ick@a10ti,omap3-interface-clockL ni2c3_ick@a10ti,omap3-interface-clockL ni2c2_ick@a10ti,omap3-interface-clockL ni2c1_ick@a10ti,omap3-interface-clockL nuart2_ick@a10ti,omap3-interface-clockL nuart1_ick@a10ti,omap3-interface-clockL  ngpt11_ick@a10ti,omap3-interface-clockL  ngpt10_ick@a10ti,omap3-interface-clockL  nmcbsp5_ick@a10ti,omap3-interface-clockL  nmcbsp1_ick@a10ti,omap3-interface-clockL  nomapctrl_ick@a10ti,omap3-interface-clockL ndss_tv_fck@e00ti,gate-clock:ndss_96m_fck@e00ti,gate-clockGndss2_alwon_fck@e00ti,gate-clock ndummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock  nMgpt1_mux_fck@c40ti,composite-mux-clockB  @nNgpt1_fckti,composite-clockMNaes2_ick@a10ti,omap3-interface-clockL nwkup_32k_fckfixed-factor-clockB+6nOgpio1_dbck@c00ti,gate-clockO nsha12_ick@a10ti,omap3-interface-clockL nwdt2_fck@c00ti,wait-gate-clockO nwdt2_ick@c10ti,omap3-interface-clockP nwdt1_ick@c10ti,omap3-interface-clockP ngpio1_ick@c10ti,omap3-interface-clockP nomap_32ksync_ick@c10ti,omap3-interface-clockP ngpt12_ick@c10ti,omap3-interface-clockP ngpt1_ick@c10ti,omap3-interface-clockP nper_96m_fckfixed-factor-clock++6n per_48m_fckfixed-factor-clock2+6nQuart3_fck@1000ti,wait-gate-clockQ ngpt2_gate_fck@1000ti,composite-gate-clock nRgpt2_mux_fck@1040ti,composite-mux-clockB @nSgpt2_fckti,composite-clockRSgpt3_gate_fck@1000ti,composite-gate-clock nTgpt3_mux_fck@1040ti,composite-mux-clockB @nUgpt3_fckti,composite-clockTUgpt4_gate_fck@1000ti,composite-gate-clock nVgpt4_mux_fck@1040ti,composite-mux-clockB @nWgpt4_fckti,composite-clockVWgpt5_gate_fck@1000ti,composite-gate-clock nXgpt5_mux_fck@1040ti,composite-mux-clockB @nYgpt5_fckti,composite-clockXYgpt6_gate_fck@1000ti,composite-gate-clock nZgpt6_mux_fck@1040ti,composite-mux-clockB @n[gpt6_fckti,composite-clockZ[gpt7_gate_fck@1000ti,composite-gate-clock n\gpt7_mux_fck@1040ti,composite-mux-clockB @n]gpt7_fckti,composite-clock\]gpt8_gate_fck@1000ti,composite-gate-clock  n^gpt8_mux_fck@1040ti,composite-mux-clockB @n_gpt8_fckti,composite-clock^_gpt9_gate_fck@1000ti,composite-gate-clock  n`gpt9_mux_fck@1040ti,composite-mux-clockB @nagpt9_fckti,composite-clock`aper_32k_alwon_fckfixed-factor-clockB+6nbgpio6_dbck@1000ti,gate-clockbngpio5_dbck@1000ti,gate-clockbngpio4_dbck@1000ti,gate-clockbngpio3_dbck@1000ti,gate-clockbngpio2_dbck@1000ti,gate-clockb nwdt3_fck@1000ti,wait-gate-clockb nper_l4_ickfixed-factor-clockA+6ncgpio6_ick@1010ti,omap3-interface-clockcngpio5_ick@1010ti,omap3-interface-clockcngpio4_ick@1010ti,omap3-interface-clockcngpio3_ick@1010ti,omap3-interface-clockcngpio2_ick@1010ti,omap3-interface-clockc nwdt3_ick@1010ti,omap3-interface-clockc nuart3_ick@1010ti,omap3-interface-clockc nuart4_ick@1010ti,omap3-interface-clockcngpt9_ick@1010ti,omap3-interface-clockc ngpt8_ick@1010ti,omap3-interface-clockc ngpt7_ick@1010ti,omap3-interface-clockcngpt6_ick@1010ti,omap3-interface-clockcngpt5_ick@1010ti,omap3-interface-clockcngpt4_ick@1010ti,omap3-interface-clockcngpt3_ick@1010ti,omap3-interface-clockcngpt2_ick@1010ti,omap3-interface-clockcnmcbsp2_ick@1010ti,omap3-interface-clockcnmcbsp3_ick@1010ti,omap3-interface-clockcnmcbsp4_ick@1010ti,omap3-interface-clockcnmcbsp2_gate_fck@1000ti,composite-gate-clocknmcbsp3_gate_fck@1000ti,composite-gate-clocknmcbsp4_gate_fck@1000ti,composite-gate-clocknemu_src_mux_ck@1140 ti,mux-clock def@ngemu_src_ckti,clkdm-gate-clockgnhpclk_fck@1140ti,divider-clockh @pclkx2_fck@1140ti,divider-clockh @atclk_fck@1140ti,divider-clockh @traceclk_src_fck@1140 ti,mux-clock def@nitraceclk_fck@1140ti,divider-clocki  @secure_32k_fck fixed-clocknjgpt12_fckfixed-factor-clockj+6wdt1_fckfixed-factor-clockj+6security_l4_ick2fixed-factor-clockA+6nkaes1_ick@a14ti,omap3-interface-clockk rng_ick@a14ti,omap3-interface-clockk sha11_ick@a14ti,omap3-interface-clockk des1_ick@a14ti,omap3-interface-clockk cam_mclk@f00ti,gate-clocklqcam_ick@f10!ti,omap3-no-wait-interface-clockAncsi2_96m_fck@f00ti,gate-clocknsecurity_l3_ickfixed-factor-clock@+6nmpka_ick@a14ti,omap3-interface-clockm icr_ick@a10ti,omap3-interface-clockL des2_ick@a10ti,omap3-interface-clockL mspro_ick@a10ti,omap3-interface-clockL mailboxes_ick@a10ti,omap3-interface-clockL ssi_l4_ickfixed-factor-clockA+6ntsr1_fck@c00ti,wait-gate-clock  n sr2_fck@c00ti,wait-gate-clock  n sr_l4_ickfixed-factor-clockA+6dpll2_fck@40ti,divider-clock( @nndpll2_ck@4ti,omap3-dpll-clock n$@4nodpll2_m2_ck@44ti,divider-clocko Dnpiva2_ck@0ti,wait-gate-clockpnmodem_fck@a00ti,omap3-interface-clock  nsad2d_ick@a10ti,omap3-interface-clock@ nmad2d_ick@a18ti,omap3-interface-clock@ nmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock! nqssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock! @$nrssi_ssr_fck_3430es2ti,composite-clockqrnsssi_sst_fck_3430es2fixed-factor-clocks+6nhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockK nssi_ick_3430es2@a10ti,omap3-ssi-interface-clockt nusim_gate_fck@c00ti,composite-gate-clockG  nsys_d2_ckfixed-factor-clock +6nvomap_96m_d2_fckfixed-factor-clockG+6nwomap_96m_d4_fckfixed-factor-clockG+6nxomap_96m_d8_fckfixed-factor-clockG+6nyomap_96m_d10_fckfixed-factor-clockG+6 nzdpll5_m2_d4_ckfixed-factor-clocku+6n{dpll5_m2_d8_ckfixed-factor-clocku+6n|dpll5_m2_d16_ckfixed-factor-clocku+6n}dpll5_m2_d20_ckfixed-factor-clocku+6n~usim_mux_fck@c40ti,composite-mux-clock( vwxyz{|}~ @nusim_fckti,composite-clockusim_ick@c10ti,omap3-interface-clockP  ndpll5_ck@d04ti,omap3-dpll-clock   $ L 4ndpll5_m2_ck@d50ti,divider-clock  Pnusgx_gate_fck@b00ti,composite-gate-clock( ncore_d3_ckfixed-factor-clock(+6ncore_d4_ckfixed-factor-clock(+6ncore_d6_ckfixed-factor-clock(+6nomap_192m_alwon_fckfixed-factor-clock$+6ncore_d2_ckfixed-factor-clock(+6nsgx_mux_fck@b40ti,composite-mux-clock , @nsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock@ ncpefuse_fck@a08ti,gate-clock  nts_fck@a08ti,gate-clockB nusbtll_fck@a08ti,wait-gate-clocku nusbtll_ick@a18ti,omap3-interface-clockL nmmchs3_ick@a10ti,omap3-interface-clockL nmmchs3_fck@a00ti,wait-gate-clock ndss1_alwon_fck_3430es2@e00ti,dss-gate-clockqndss_ick_3430es2@e10ti,omap3-dss-interface-clockAnusbhost_120m_fck@1400ti,gate-clockunusbhost_48m_fck@1400ti,dss-gate-clock2nusbhost_ick@1410ti,omap3-dss-interface-clockAnclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainhdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainod2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH ndma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmangpio@48310000ti,omap3-gpioH1gpio1 n gpio@49050000ti,omap3-gpioIgpio2 en_usb2_port'06Aenable usb2 portgpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 ngpio@49058000ti,omap3-gpioI"gpio6 nserial@4806a000ti,omap3-uartH KHR12txrxuart1lserial@4806c000ti,omap3-uartHKIJ34txrxuart2lserial@49020000ti,omap3-uartIKJn56txrxuart3lVdefaultdi2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030Vdefaultdrtcti,twl4030-rtc bciti,twl4030-bci _m yvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2usb_1v8w@w@regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' nregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0nregulator-vmmc2ti,twl4030-vmmc2:0nregulator-vusb1v5ti,twl4030-vusb1v5nregulator-vusb1v8ti,twl4030-vusb1v8nregulator-vusb3v1ti,twl4030-vusb3v1nregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@nregulator-vsimti,twl4030-vsimw@-ngpioti,twl4030-gpio nen_on_board_gpio_61'06Aen_hsusb2_clktwl4030-usbti,twl4030-usb npwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad8  7 Smadcti,twl4030-madc#npower1ti,twl4030-power-omap3-evmti,twl4030-power-idle5i2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3tvp5146@5c ti,tvp5146m2\mailbox@48094000ti,omap3-mailboxmailboxH @EQcdsp u spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0 ti,tsc2046B@@(  spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1 =>txrx-KS:FSVdefaultdmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx:]Sk+Vdefaultdwlcore@2 ti,wl1271 ~Immc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispnmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckick disabledmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8 timer@49040000ti,omap3430-timerI-timer9 timer@48086000ti,omap3430-timerH`.timer10 timer@48088000ti,omap3430-timerH/timer11 timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ )ehci-phyohci@48064400ti,ohci-omap3HDL4ehci@48064800 ti,ehci-omapHHMLgpmc@6e000000ti,omap3430-gpmcgpmcnrxtxQ]+  0,nethernet@gpmcsmsc,lan9221smsc,lan9115oz('-5D-RarxKK $6FTa  Vdefaultdnand@0,0ti,omap2-nand  wmicron,mt29f2g16abdhczbch8,,",R(56@aRrR$( +usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs L usb2-phy2dss@48050000 ti,omap3-dssHok dss_corefck+ Vdefaultddispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfckportendpoint  +nssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ s ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+9Vdefaultdpinmux_ehci_phy_pinsvnpinmux_hsusb2_2_pins0v   " nisp@480bc000 ti,omap3-ispH H | 6l =ports+bandgap@48002524H%$ti,omap34xx-bandgap In target-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $sysc _ fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $sysc _ fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal l  N   regulator-vddvarioregulator-fixed vddvarionregulator-vdd33aregulator-fixedvdd33anhsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z   p n hsusb2_phyusb-nop-xceiv   Vdefaultdnleds gpio-ledsledb omap3evm::ledb 0 default-onwl12xx_vmmcregulator-fixedvwl1271w@w@  p  Vdefaultdnbacklightgpio-backlight  0regulator-lcd-3v3regulator-fixedlcd_3v32Z2Z p ndisplaysharp,ls037v7dw01 lcd   ) $ 6  portendpoint nmemory@80000000|memory compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-lowline-nameinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsti,use_poweroff#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyvcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourcependown-gpioti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addresslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorsstartup-delay-usenable-active-highreset-gpioslabellinux,default-triggervin-supplydefault-onpower-supplyenvdd-supplyenable-gpiosmode-gpios