Đ ţíJ1HD€(ąD81Altera SOCFPGA Cyclone V SoC Macnica Sodia board1!macnica,sodiaaltr,socfpga-cyclone5altr,socfpgaaliases,/soc/ethernet@ff7020006/soc/ethernet@ff702000@/soc/serial0@ffc02000H/soc/serial1@ffc03000P/soc/timer0@ffc08000W/soc/timer1@ffc09000^/soc/timer2@ffd00000e/soc/timer3@ffd01000cpuslaltr,socfpga-smpcpu@0!arm,cortex-a9zcpu†Š›cpu@1!arm,cortex-a9zcpu†Š›pmu@ff111000!arm,cortex-a9-pmuŁ´°ąż†˙˙0intc@fffed000!arm,cortex-a9-gicŇă†˙ţĐ˙ţÁ›soc !simple-buszsocŁřamba !simple-busřpdma@ffe01000!arm,pl330arm,primecell†˙ŕ`´hijklmno˙  & -apb_pclk›3base_fpga_region !fpga-region9can@ffc00000 !bosch,d_can†˙Ŕ0´ƒ„…†& Bdisabledcan@ffc01000 !bosch,d_can†˙Ŕ0´‡ˆ‰Š& Bdisabledclkmgr@ffd04000 !altr,clk-mgr†˙Đ@clocksosc1I !fixed-clockV}x@› osc2I !fixed-clock› f2s_periph_ref_clkI !fixed-clock› f2s_sdram_ref_clkI !fixed-clock›main_pll@40I!altr,socfpga-pll-clock& †@› mpuclk@48I!altr,socfpga-perip-clk&  fŕ †H›mainclk@4cI!altr,socfpga-perip-clk&  fä †L›dbg_base_clk@50I!altr,socfpga-perip-clk&  fč †P›main_qspi_clk@54I!altr,socfpga-perip-clk& †T›main_nand_sdmmc_clk@58I!altr,socfpga-perip-clk& †X›cfg_h2f_usr0_clk@5cI!altr,socfpga-perip-clk& †\›periph_pll@80I!altr,socfpga-pll-clock & †€› emac0_clk@88I!altr,socfpga-perip-clk& †ˆ›emac1_clk@8cI!altr,socfpga-perip-clk& †Œ›per_qsi_clk@90I!altr,socfpga-perip-clk& †›per_nand_mmc_clk@94I!altr,socfpga-perip-clk& †”›per_base_clk@98I!altr,socfpga-perip-clk& †˜›h2f_usr1_clk@9cI!altr,socfpga-perip-clk& †œ›sdram_pll@c0I!altr,socfpga-pll-clock & †Ŕ›ddr_dqs_clk@c8I!altr,socfpga-perip-clk&†Č›ddr_2x_dqs_clk@ccI!altr,socfpga-perip-clk&†Ě› ddr_dq_clk@d0I!altr,socfpga-perip-clk&†Đ›!h2f_usr2_clk@d4I!altr,socfpga-perip-clk&†Ô›"mpu_periph_clkI!altr,socfpga-perip-clk&n›2mpu_l2_ram_clkI!altr,socfpga-perip-clk&nl4_main_clkI!altr,socfpga-gate-clk&|`›l3_main_clkI!altr,socfpga-perip-clk&nl3_mp_clkI!altr,socfpga-gate-clk& fd|`›l3_sp_clkI!altr,socfpga-gate-clk& fdl4_mp_clkI!altr,socfpga-gate-clk& fd|`›(l4_sp_clkI!altr,socfpga-gate-clk& fd|`›)dbg_at_clkI!altr,socfpga-gate-clk& fh|`›dbg_clkI!altr,socfpga-gate-clk& fh|`dbg_trace_clkI!altr,socfpga-gate-clk& fl|`dbg_timer_clkI!altr,socfpga-gate-clk&|`cfg_clkI!altr,socfpga-gate-clk&|`h2f_user0_clkI!altr,socfpga-gate-clk&|` emac_0_clkI!altr,socfpga-gate-clk&| ›%emac_1_clkI!altr,socfpga-gate-clk&| ›&usb_mp_clkI!altr,socfpga-gate-clk&|  f¤›4spi_m_clkI!altr,socfpga-gate-clk&|  f¤›1can0_clkI!altr,socfpga-gate-clk&|  f¤›can1_clkI!altr,socfpga-gate-clk&|  f¤ ›gpio_db_clkI!altr,socfpga-gate-clk&|  f¨h2f_user1_clkI!altr,socfpga-gate-clk&| sdmmc_clkI!altr,socfpga-gate-clk & | …‡›sdmmc_clk_dividedI!altr,socfpga-gate-clk&| n›+nand_x_clkI!altr,socfpga-gate-clk & |  ›.nand_clkI!altr,socfpga-gate-clk & |  nqspi_clkI!altr,socfpga-gate-clk & |  ›/ddr_dqs_clk_gateI!altr,socfpga-gate-clk&|Řddr_2x_dqs_clk_gateI!altr,socfpga-gate-clk& |Řddr_dq_clk_gateI!altr,socfpga-gate-clk&!|Řh2f_user2_clkI!altr,socfpga-gate-clk&"|Řfpga_bridge@ff400000!altr,socfpga-lwhps2fpga-bridge†˙@#a&fpga_bridge@ff500000!altr,socfpga-hps2fpga-bridge†˙P#`&fpgamgr@ff706000!altr,socfpga-fpga-mgr†˙p`˙š ´Ż›ethernet@ff7000000!altr,socfpga-stmmacsnps,dwmac-3.70asnps,dwmac –$`†˙p  ´sŠmacirqš&% -stmmaceth#  ĹstmmacethŃě€ Bdisabledethernet@ff7020000!altr,socfpga-stmmacsnps,dwmac-3.70asnps,dwmac –$`†˙p  ´xŠmacirqš&& -stmmaceth#! ĹstmmacethŃě€Bokay$rgmii-'mdio0ethernet-phy@0†1>KXer ¸~‹ ¸›'gpio@ff708000!snps,dw-apb-gpio†˙p€&( Bdisabledgpio-controller@0!snps,dw-apb-gpio-port—§ł†ăŇ ´¤gpio@ff709000!snps,dw-apb-gpio†˙p&(Bokaygpio-controller@0!snps,dw-apb-gpio-port—§ł†ăŇ ´Ľ›,gpio@ff70a000!snps,dw-apb-gpio†˙p &( Bdisabledgpio-controller@0!snps,dw-apb-gpio-port—§ł†ăŇ ´Śi2c@ffc04000!snps,designware-i2c†˙Ŕ@#,&) ´žBokayeeprom@51 !atmel,24c32†QÁ rtc@68!dallas,ds1339†hi2c@ffc05000!snps,designware-i2c†˙ŔP#-&) ´Ÿ Bdisabledi2c@ffc06000!snps,designware-i2c†˙Ŕ`#.&) ´  Bdisabledi2c@ffc07000!snps,designware-i2c†˙Ŕp#/&) ´Ą Bdisabledeccmgr!altr,socfpga-ecc-managerřl2-ecc@ffd08140!altr,socfpga-l2-ecc†˙Ё@´$%ocram-ecc@ffd08144!altr,socfpga-ocram-ecc†˙ЁDĘ*´˛łcache-controller@fffef000!arm,pl310-cache†˙ţđ ´&ĎÝ é ů ';Oh“›l3regs@0xff800000!altr,l3regssyscon†˙€dwmmc0@ff704000!altr,socfpga-dw-mshc†˙p@ ´‹ &(+-biuciuBokay§ąťÍ Ţ,ç-ó-nand@ff900000!altr,socfpga-denali-nand†˙˙¸nand_datadenali_reg ´ ˙˙˙˙&. Bdisabledsram@ffff0000 !mmio-sram†˙˙›*spi@ff705000!cdns,qspi-nor†˙pP˙  ´—€#3&/Bokayn25q512a@0!micron,n25q512ajedec,spi-nor†HőáZixˆ˜2Ś2´Ârstmgr@ffd05000Đ !altr,rst-mgr†˙ĐPÝ›#snoop-control-unit@fffec000!arm,cortex-a9-scu†˙ţŔsdr@ffc25000!altr,sdr-ctlsyscon†˙ÂP›0sdramedac!altr,sdram-edacđ0 ´'spi@fff00000!snps,dw-apb-ssi†˙đ ´š&1 Bdisabledspi@fff01000!snps,dw-apb-ssi†˙đ ´›&1 Bdisabledsysmgr@ffd08000!altr,sys-mgrsyscon†˙Ѐ@˙ЀÄ›$timer@fffec600!arm,cortex-a9-twd-timer†˙ţĆ ´ &2timer0@ffc08000!snps,dw-apb-timer ´§†˙Ŕ€&)-timertimer1@ffc09000!snps,dw-apb-timer ´¨†˙Ŕ&)-timertimer2@ffd00000!snps,dw-apb-timer ´Š†˙Đ& -timertimer3@ffd01000!snps,dw-apb-timer ´Ş†˙Đ& -timerserial0@ffc02000!snps,dw-apb-uart†˙Ŕ  ´˘!&).333txrxserial1@ffc03000!snps,dw-apb-uart†˙Ŕ0 ´Ł!&).333txrxusbphy=!usb-nop-xceivBokay›5usb@ffb00000 !snps,dwc2†˙°˙˙ ´}&4-otg#"Ĺdwc2H5 Musb2-phy Bdisabledusb@ffb40000 !snps,dwc2†˙´˙˙ ´€&4-otg##Ĺdwc2H5 Musb2-phyBokaywatchdog@ffd02000 !snps,dw-wdt†˙Đ  ´Ť& Bokaywatchdog@ffd03000 !snps,dw-wdt†˙Đ0 ´Ź&  Bdisabledchosen Wearlyprintk`serial0:115200n8memory@0zmemory†@3-3-v-regulator!regulator-fixedl3.3V{2Z “2Z ›-gpio-leds !gpio-ledshps_led0Ťhps:green:led0 ť, hps_led1Ťhps:green:led1 ť, hps_led2Ťhps:green:led2 ť,hps_led3Ťhps:green:led3 ť, #address-cells#size-cellsmodelcompatibleethernet0ethernet1serial0serial1timer0timer1timer2timer3enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cells#dma-channels#dma-requestsclocksclock-namesfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phaseresetsaltr,sysmgr-sysconinterrupt-namesmac-addressreset-namessnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthphy-modephyrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-psrxdv-skew-psrxc-skew-pstxen-skew-pstxc-skew-psgpio-controller#gpio-cellssnps,nr-gpiospagesizeiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosvmmc-supplyvqmmc-supplyreg-namesdma-maskcdns,fifo-depthcdns,fifo-widthcdns,trigger-addressspi-max-frequencym25p,fast-readcdns,page-sizecdns,block-sizecdns,read-delaycdns,tshsl-nscdns,tsd2d-nscdns,tchsh-nscdns,tslch-ns#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesbootargsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltlabel